

## Additional Details

- When does the decode stage stall? When we either run out of registers, or ROB entries, or issue queue entries  
 $\nearrow 4 \rightarrow \text{Peak IPC} = 4 \rightarrow \text{Avg IPC} = 1 - 1.5$
- Issue width: the number of instructions handled by each stage in a cycle. High issue width  $\rightarrow$  high peak ILP  
 $\nearrow 3 \rightarrow \text{Peak IPC} = 3 \rightarrow \text{Avg IPC} = 0.8 \rightarrow 1.2$
- Window size: the number of in-flight instructions in the pipeline. Large window size  $\rightarrow$  high ILP  
 $\text{ROB } 40 \rightarrow 60 \rightarrow \text{Avg IPC} = 1.0 \rightarrow 1.2$
- No more WAR and WAW hazards because of rename registers – must only worry about RAW hazards  $\leftarrow 933$   
 $\cancel{R1} \leftarrow \cancel{R1} \rightarrow \cancel{R1} \leftarrow \cancel{R1} \rightarrow \cancel{R1} \leftarrow \cancel{R1}$