

Loop Example

$x[i] \rightarrow F0$

for (i=1000; i>0; i--)
 x[i] = x[i] + s;

C Source code

$x[1000] \rightarrow x[1]$

Loop:
 L.D F0, 0(R1) ; F0 = array element
 ADD.D F4, F0, F2 ; add scalar
 S.D F4, 0(R1) ; store result
 DADDUI R1, R1, # -8 ; decrement address pointer
 BNE R1, R2, Loop ; branch if R1 != R2
 NOP

Assembly code

Set R1 $\rightarrow x[1000]$
F2 = s
R2 $\rightarrow x[0]$

R1 $\rightarrow x[i]$
↓
R1-8 x[i-1]
R1 $\stackrel{?}{\rightarrow} x[0]$

6

Loop Example

```
for (i=1000; i>0; i--)  
    x[i] = x[i] + s;
```

Source code

LD -> any : 1 stall
FPALU -> any: 3 stalls
FPALU -> ST : 2 stalls
IntALU -> BR : 1 stall

Loop: L.D F0, 0(R1) ; F0 = array element
 ADD.D F4, F0, F2 ; add scalar
 S.D F4, 0(R1) ; store result
 DADDUI R1, R1,#-8 ; decrement address pointer
 BNE R1, R2, Loop ; branch if R1 != R2
 NOP

Loop: L.D F0, 0(R1) ; F0 = array element
 stall
 ADD.D F4, F0, F2 ; add scalar
 stall
 stall
 S.D F4, 0(R1) ; store result
 DADDUI R1, R1,#-8 ; decrement address pointer
 stall
 BNE R1, R2, Loop ; branch if R1 != R2
 stall NOP

3 instrs of word
↓
5-line Assembly code

10-cycles

10-cycle schedule

Loop Example

LD -> any : 1 stall
FPALU -> any: 3 stalls
FPALU -> ST : 2 stalls
IntALU -> BR : 1 stall

```
for (i=1000; i>0; i--)  
    x[i] = x[i] + s;
```

Source code


Loop: L.D F0, 0(R1) ; F0 = array element
 ADD.D F4, F0, F2 ; add scalar
 S.D F4, 0(R1) ; store result
 DADDUI R1, R1,#-8 ; decrement address pointer
 BNE R1, R2, Loop ; branch if R1 != R2
 NOP

Loop: L.D F0, 0(R1) ; F0 = array element
 stall -
 ADD.D F4, F0, F2 ; add scalar
 stall -
 stall -
 S.D F4 [0(R1)] +8 ; store result
 DADDUI R1, R1,#-8 ; decrement address pointer
 stall -
 BNE R1, R2, Loop ; branch if R1 != R2
 stall -

3 lines of work
LD-ADD-SD
Assembly code

5 assembly ins.
10-cycle schedule
10-cycles

Loop Unrolling



- Loop overhead: 2 instrs; Work: 12 instrs
- How long will the above schedule take to complete?

Scheduled and Unrolled Loop

Loop:

```
L.D      F0, 0(R1)
L.D      F6, -8(R1)
L.D      F10,-16(R1)
L.D      F14,-24(R1)
ADD.D   F4, F0, F2
ADD.D   F8, F6, F2
ADD.D   F12, F10, F2
ADD.D   F16, F14, F2
S.D      F4, 0(R1)
S.D      F8, -8(R1)
DADDUI R1, R1, # -32
S.D      F12, 16(R1)
BNE     R1, R2, Loop
S.D      F16, 8(R1)
```

no dep

LD → any : 1 stall
FPALU → any: 3 stalls
FPALU → ST : 2 stalls
IntALU → BR : 1 stall

14 cyc

4 iter work not work

3.5 cyc/iter

3 cyc/iter¹⁰

- Execution time: 14 cycles or 3.5 cycles per original iteration

Loop Unrolling

loop $i \rightarrow n$

unroll by $k = 4$

large loop iter $i \rightarrow \left\lfloor \frac{n}{4} \right\rfloor$

orig small loop $\left\lfloor \frac{n}{4} \right\rfloor \times 4 \rightarrow n$

- Increases program size
- Requires more registers
- To unroll an n -iteration loop by degree k , we will need (n/k) iterations of the larger loop, followed by $(n \bmod k)$ iterations of the original loop

$n = \underline{\underline{1007}}$ steps

$k = 4$

$i \rightarrow 1004$

251 []

$n \bmod 4$ iterations


3 small iterations



$n \bmod k$



11

Superscalar Pipelines




- Need unroll by degree 5 to eliminate stalls
- The compiler may specify instructions that can be issued as one packet
- The compiler may specify a fixed number of instructions in each packet:
Very Large Instruction Word (VLIW)

Superscalar Pipelines




- Need unroll by degree 5 to eliminate stalls
- The compiler may specify instructions that can be issued as one packet
- The compiler may specify a fixed number of instructions in each packet:
Very Large Instruction Word (VLIW)

Software Pipeline?!




Software Pipelining




- Advantages: achieves nearly the same effect as loop unrolling, but without the code expansion – an unrolled loop may have inefficiencies at the start and end of each iteration, while a sw-pipelined loop is almost always in steady state – a sw-pipelined loop can also be unrolled to reduce loop overhead
- Disadvantages: does not reduce loop overhead, may require more registers

Support for Speculation


- In general, when we re-order instructions, register renaming can ensure we do not violate register data dependences
- However, we need hardware support
 - to ensure that an exception is raised at the correct point
 - to ensure that we do not violate memory dependences



Support for Speculation



- In general, when we re-order instructions, register renaming can ensure we do not violate register data dependences
- However, we need hardware support
 - to ensure that an exception is raised at the correct point
 - to ensure that we do not violate memory dependences



Support for Speculation

- In general, when we re-order instructions, register renaming can ensure we do not violate register data dependences
- However, we need hardware support $\xrightarrow{\text{ALAT}}$ 
 - to ensure that an exception is raised at the correct point
 - to ensure that we do not violate memory dependences

