



A 5-Stage Pipeline




Source: H&P textbook 17

Example



Example

lw R1, 8(R2)
 1 stall
 lw R4, 8(R1)




Example

IW R1, 8(R2)

0 stalls

SW R1, 8(R3)



Summary

- For the 5-stage pipeline, bypassing can eliminate delays between the following example pairs of instructions:

add/sub R1, R2, R3 → P.O.P → 3rd stage 0 stalls
add/sub/lw/sw R4, R1, R5

lw R1, 8(R2) → P.O.P → 4th stage 0 stalls
sw R1, 4(R3) → P.O.C → 4th stage


- The following pairs of instructions will have intermediate stalls:

lw R1, 8(R2) → P.O.P - 4th st
add/sub/lw R3, R1, R4 or sw R3, 8(R1) 1 stall
→ P.O.C - 3rd st

fmul F1, F2, F3
fadd F5, F1, F4

Hazards


- Structural Hazards
- Data Hazards
- Control Hazards





Control Hazards






- Simple techniques to handle control hazard stalls:
 - ✗ for every branch, introduce a stall cycle (note: every 6th instruction is a branch on average!)
 - ✓ ① assume the branch is not taken and start fetching the next instruction – if the branch is taken, need hardware to cancel the effect of the wrong-path instructions
 - ✓ HW ② predict the next PC and fetch that instr – if the prediction is wrong, cancel the effect of the wrong-path instructions
 - ✓ SW ③ fetch the next instruction (branch delay slot) and execute it anyway – if the instruction turns out to be on the correct path, useful work was done – if the instruction turns out to be on the wrong path, hopefully program state is not lost




Branch Delay Slots




Branch Delay Slots



Multicycle Instructions



Multicycle Instructions




Effects of Multicycle Instructions

Prod $R1 \leftarrow$
Cons $\leftarrow R1$

Rd after Wr

- ✓ Potentially multiple writes to the register file in a cycle
- ✓ Frequent RAW hazards
- ✓ WAW hazards (WAR hazards not possible)




Wr after Wr

- Imprecise exceptions because of o-o-o instr completion $\leftarrow R1$
50

Note: Can also increase the “width” of the processor: handle multiple instructions at the same time: for example, fetch two instructions, read registers for both, execute both, etc.

Effects of Multicycle Instructions

- Potentially multiple writes to the register file in a cycle
- Frequent RAW hazards
- WAW hazards (WAR hazards not possible)
- Imprecise exceptions because of o-o-o instr completion



Note: Can also increase the “width” of the processor: handle multiple instructions at the same time: for example, fetch two instructions, read registers for both, execute both, etc.


Effects of Multicycle Instructions

- ✓ Potentially multiple writes to the register file in a cycle
I1 cyc1 *RR-cyc2* *← R1*
- ✓ Frequent RAW hazards
I2 cyc2 *R1 ←*
- ✓ WAW hazards (~~WAR~~ hazards not possible)
RAR *RW cyc6* *wr after Rd*
- Imprecise exceptions because of o-o-o instr completion

Note: Can also increase the “width” of the processor: handle multiple instructions at the same time: for example, fetch two instructions, read registers for both, execute both, etc.


Multicycle Instructions

PC
RF




© 2007 Elsevier, Inc. All rights reserved.

Multicycle Instructions




© 2007 Elsevier, Inc. All rights reserved.


Multicycle Instructions



Multicycle Instructions



Slowdowns from Stalls



- Perfect pipelining with no hazards → an instruction completes every cycle (total cycles ~ num instructions)
→ speedup = increase in clock speed = num pipeline stages

- With hazards and stalls, some cycles (= stall time) go by during which no instruction completes, and then the stalled instruction completes

$$CPI = 1 + \text{stalls/instr}$$

- Total cycles = number of instructions + stall cycles



I1
stall
stall
I2

- Slowdown because of stalls = $1 / (1 + \text{stall cycles per instr})$

$$1 \rightarrow \text{_____}$$

Pipelining Limits

$I1 \quad R1 \leftarrow R2 + R3 \quad I3 \quad R1 \leftarrow$
 $I2 \quad R4 \leftarrow R5 + R6 \quad I4 \quad \leftarrow R1$



Assume that there is a dependence where the final result of the first instruction is required before starting the second instruction