

# A 5-Stage Pipeline




## A 5-Stage Pipeline



# Example


# Point of Induction



Source: H&P textbook 19

CC

11.05




Source: H&P textbook <sup>20</sup>

CC

/ 11:59

# Example



Source: H&P textbook 21

## Summary

For the 5-stage pipeline, bypassing can eliminate delays between the following example pairs of instructions:
add/sub R1, R2, R3 → P·o·P → 3 √s √s

add/sub/lw/sw R4, R1, R5

Iw R1,8(R2) 
$$\rightarrow$$
 P.O.P  $\rightarrow$  4th stays  
sw R1,4(R3)  $\rightarrow$  P.O.C  $\rightarrow$  4th stays


• The following pairs of instructions will have intermediate stalls:

fmul F1, F2, F3 fadd F5, F1, F4

2


22

### Hazards



CC

#### Control Hazards



- Simple techniques to handle control hazard stalls:
  - for every branch, introduce a stall cycle (note: every 6<sup>th</sup> instruction is a branch on average!)
  - assume the branch is not taken and start fetching the next instruction if the branch is taken, need hardware to cancel the effect of the wrong-path instructions
  - predict the next PC and fetch that instr if the prediction is wrong, cancel the effect of the wrong-path instructions
    - fetch the next instruction (branch delay slot) and execute it anyway – if the instruction turns out to be
    - on the correct path, useful work was done if the instruction turns out to be on the wrong path,

hopefully program state is not lost

24

/ 11:38

\_

# Branch Delay Slots

