


Clocking Methodology




Source: H&P textbook

- Which of the above units need a clock?
- What is being saved (latched) on the rising edge of the clock?
Keep in mind that the latched value remains there for an entire cycle

Multi-Stage Circuit

- Instead of executing the entire instruction in a single cycle (a single stage), let's break up the execution into multiple stages, each separated by a latch



The Assembly Line

$$\text{Throughput} = \frac{1}{1000\text{ps}} = 1 \text{ BIPS}$$

Unpipelined


Start and finish a job before moving to the next

$$\text{CPI} = 1$$

$$\text{cycle} = 1000\text{ps}$$

Jobs

Time



$$\text{Throughput} = \frac{1}{333\text{ps}} = 3 \text{ BIPS}$$

Break the job into smaller stages 3x


Pipelined

$$\text{CPI} = 1$$


$$\text{cycle} = 333\text{ps}$$

Performance Improvements?



- Does it take longer to finish each individual job?
- Does it take shorter to finish a series of jobs?
- What assumptions were made while answering these questions?
 - ① No dependencies
 - ② No overhead latch
- Is a 10-stage pipeline better than a 5-stage pipeline?



Clocks and Latches



cycle time = 3.2 ns
clk spd = $\frac{1}{3.2 \text{ ns}}$ = 312.5 MHz




cycle time = 6.2 ns
clk spd = $\frac{1}{6.2 \text{ ns}}$ = 160 MHz

A 5-Stage Pipeline


Use the PC to access the I-cache and increment PC by 4

Time (in clock cycles) →




A 5-Stage Pipeline

Read registers, compare registers, compute branch target; for now, assume branches take 2 cyc (there is enough work that branches can easily take more)



A 5-Stage Pipeline


Write result of ALU computation or load into register file



RISC/CISC Loads/Stores

x86 - CISC

Reduced	Inst	Set	Comp	
		LD	[] → R1	
		LD	[] → R2	
	ALU	ADD	R1 + R2 → R3	
ADD	[Mem] [Mem] → [Mem]	OR	R1, R2 → R3	
Complex		ST	[] ← R3	
↑		LD	[] → R4	
CISC	x86	ST	[] ← R5	



MUL R1 x R2 → R3


ADD R3 + R4 → R4

↓
MAC R1, R2, R4



RISC/CISC Loads/Stores


ALU ADD/OR/SUB R1, R2 → R3



A 5-Stage Pipeline


ST 24[R6], R7

ALU computation, effective address computation for load/store




A 5-Stage Pipeline

IPC of 1 \rightarrow 0.5



Unified Mem Struct
has instr & Data

A 5-Stage Pipeline



Source: H&P textbook 14