HIGH LEVEL OPTIMIZATIONS IN COMPILING PROCESS DESCRIPTIONS TO ASYNCHRONOUS CIRCUITS

GANESH GOPALAKRISHNAN*

(ganesh@cs.utah.edu)

University of Utah Dept. of Computer Science Salt Lake City, Utah 84112

VENKATESH AKELLA †

(akella@ece.ucdavis.edu)

Department of Electrical and Computer Engineering, University of California, Davis, CA 95616

Keywords: Asynchronous/Self-timed Systems, High Level Synthesis, High level optimizations

Abstract. Asynchronous/Self-Timed designs are beginning to attract attention as promising means of dealing with the complexity of modern VLSI technology. In this paper, we present our views on why asynchronous systems matter. We then present details of our high level synthesis tool SHILPA that can automatically synthesize asynchronous circuits from descriptions in our concurrent programming language, hopCP. We outline many of the novel features of hopCP and also sketch how these constructs are compiled into asynchronous circuits, and then focus on the high level optimizations employed by SHILPA, including *concurrent guard evaluation* and *concurrent process decomposition*.

^{*}Supported in part by NSF Award MIP 8902558

[†]The work reported here was part of this author's PhD dissertation work, and was supported by a University of Utah Graduate Fellowship